Abstract-
I. INTRODUCTION AND MOTIVATION
As technology continues to scale, the increasing process spreads, intra-die threshold voltage mismatches and the rising subtle defect density may result in inadequately low Static Noise Margin (SNM) [1] , [2] and cause Stability Faults (SF) in an SRAM cell ( Fig. 1(a) ). Embedded memory is dominated by SRAM and can occupy the majority of SoC area. Reducing stability of embedded SRAMs becomes a yield limiter in SOCs [3] . As a guideline, μ − 6σ of SNM is required to exceed 4% of V DD to reach a 90% yield on 1Mb SRAM [4] . Typically, that translates into a requirement that SNM min ≥20%SNM typ . Cells with marginally smaller SNM min may escape the traditional tests and fail in the field. Depending on the degree of the SNM degradation, cell stability problems can be classified into Data Retention Faults (DRF) and SF ( Fig. 1(c)top) . DRFs are the most severe SFs and often caused by missing or poorly formed PMOS transistors (Q3, Q4) in the cell and can be represented by R1 (symmetric defect) and R2, R3 (asymmetric defects) ( Fig. 1(b) ). If I of f Q2 >I pull−up +I of f Q6 , then after a delay proportional to C B V B /(I of f Q2 −(I pull−up +I of f Q6 )) the capacitance of the node B (C B ) will discharge sufficiently for the cell to flip states. Reading the cell data after a delay on the order of 100ms and comparing it with the previously written data can detect resistive defects R1-R3 in the range of several GΩ. This algorithm is employed by the traditional passive Data Retention Test (DRT, a.k.a. Delay or Pause Test). Positive temperature dependence of the leakage current reduces the SNM and helps to expand the detection range of the DRT to tens of MΩ at 150 0 C ( Fig. 1(d) ). However, opens in this resistance range are still considered as hard opens caused by serious defects in the pull-up path of the cell. Open defects with marginally smaller resistance will not be detected by the DRT and such SoCs with defective and potentially unstable and unreliable weak cells SRAM cells will be shipped to the customer. Moreover, significant test [5] or Soft Defect Detection (SDD) [6] . Beside the defects causing DRFs, such techniques can detect any other defect or excessive process shift that cause degradation of the cell stability (i.e. SNM) below its pass/fail threshold. On one hand, the applied test stress should be strong enough to flip a defective cell and on the other hand -should not flip a healthy cell. Due to poor tracking of process changes/modifications, DFTs with a single test stress (see Fig. 1(c) programmable analog levels to the WWTM circuit.
The detected weak cells can be substituted by the available redundant cells or such a chip can be screened out as defective. Moreover, the test results may provide a better insight into the nature and the severity of cell defects and help in debugging. In this paper we present two digitally programmable DFT techniques for SRAM cell stability test utilizing partially discharged floating bit lines. They offer selectable test stress settings and exceed the DRT in defect coverage and detection range.
II. STABILITY TEST CONCEPT
Stability test concept is shown in Fig. 2 (a). Solid and dashed lines show the Voltage Transfer Characteristics (VTCs, a.k.a. "butterfly curves") of a good and a weak SRAM cell respectively. In most cases a weak cell is likely to have asymmetrical VTCs due to the presence of V T H and W ef f /L ef f mismatches and non-catastrophic resistive defects. This results in the shift of the meta-stability point of the cell from Z good to Z weak . If node B is driven below the meta-stable point, then the cell will flip its state. Suppose that we have means to drive node B from V node B to V T EST such that VM good <V T EST <VM weak . Upon removal of the test stress V T EST , node B good of the good cell will return to its previous state. This situation is similar to a non-destructive read operation with incompletely precharged bit lines. Whereas, node B weak of the weak cell will flip to the opposite state (destructive read) as shown by the black and white arrows in Fig. 2(a) . A subsequent read operation will reveal the weak cell. By programming the value of V T EST , one can set a past/fail criterion and thus, test for a given degree of cell weakness. All the cells, which flip at the node voltage above V T EST are deemed "weak" (i.e., within the Stability Faults oval in Fig 1(c) top) 
III. READ CURRENT RATIO TECHNIQUE (RCRT)
The first proposed active programmable technique for SRAM cell stability test is using a set of n SRAM cells in a given column (Fig 2(b) ). Either existing cells in the column or external cells can be utilized for this purpose. Let R be the ratio of cells having state "0" to the total number of cells in a set of n cells (Fig. 2(c) ). Initially, BL and BLB are precharged to V DD . By writing ratio R into the n cells and simultaneously accessing them with a short word line pulse, one can discharge BL and BLB to the required potentials (Fig. 4(b) ). For instance, if the number of cells carrying "0"s and "1"s is equal (R = 0.5 in Fig. 2(c) ), then, provided the n cells have the same read current, V BLB =V BL . For R > 0.5, V BL will be below V BLB , whereas for R < 0.5, V BL >V BLB . Now, if we access the CUT after BL and BLB have been partially discharged, we can reduce V node A or V node B to the desired V T EST value and test the stability of the CUT.
To verify the proposed RCRT, a test chip comprising an asynchronous SRAM and the RCRT implementation has been designed and fabricated in CMOS 0.18μm technology (Fig. 3) . Columns (1) include n = 9 cells to form ratio R as well as the cells with a variable supply voltage V DD W EAK to imitate weak cells (10) . In the test mode, block (5) issues a short pulse EN n to the switch gates (9), which simultaneously enables word lines wl 1 − wl n (Fig. 2(b) ) of the n cells forming ratio R. The pulse width of wl 1 − wl n pulse is controlled by a delay element in a one-shot and is proportional to its control voltage V DD EN ALL (Fig. 4(a), right axis) . Depending on the applied pulse width of wl 1 − wl n pulse and on the chosen ratio R, the resulting bit line voltage can can be set in a wide range (Fig. 4(a) left axis, and Fig. 4(b) ).
Test sequence starts with writing ratio R in the n cells. Next, the wl 1 − wl n pulse is applied to the n cells and the bit lines are partially discharged. Then, the word line of the CUT (wl CUT) is enabled. If the metastable point of the CUT is above the applied V T EST , such a cell will flip and will be detected by a subsequent read operation. If the CUT has flipped, it is marked as defective. Else, the test sequence is repeated with an inverted R to cover possible defects impacting the stability of the other data node of the CUT.
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The measurement results showing the detection capability of the RCRT are presented in Fig. 5 . Using Agilent 93000 SOC series tester, for each ratio R we swept V DD W EAK and V DD EN ALL . After applying the test sequence described above, we registered whether the CUT had flipped. The pass/fail (white/black squares) results for R=5/9, R=6/9 and R=7/9 are presented as Shmoo plots in Fig. 5(a)-5(c) respectively. Lower V DD W EAK values correspond to the smaller SNM of the CUT. Lower V DD EN ALL values correspond to a wider wl 1 − wl n pulse, which translates into deeper bit line discharge (Fig. 4(b) ). An example of the RCRT detection capability for V DD EN ALL fixed at 1.2V (that corresponds to wl 1 − wl n pulse width of 500ps) is shown in Fig. 5(d) . Programming ratio R from 5/9 to 7/9 changes the pass/fail threshold from 18% to 46% of the nominal cell SNM. A narrower wl 1−wl n pulse can further enhance the sensitivity of the RCRT, while using a larger n in ratio R will provide finer programmable step size of V T EST settings.
IV. WORD LINE PULSING TECHNIQUE (WLPT) Similarly to the RCRT described above, the Word Line Pulsing Technique (WLPT) is also based on the application of partially discharged bit line voltage to the CUT [9] . However, only one existing or external SRAM Reference Cell (REF) per column is used to obtain the reduced voltage value on the bit line. The concept of the WLPT is shown in Fig. 2(d) . The WLPT is based on the realization that a precharged bit line BL coupled through the access transistor Q12 to the node B Step-wise discharge of the bit line after each application of a WL REF pulse is shown in Fig. 7(a) . Larger C BL values correspond to finer decrements of V BL .
Stability test mode starts with writing the opposite data backgrounds into the REF and the CUT. After enabling WL REF for a number of times and reaching the desired V BL , WL CUT ( Fig. 2(d) ) is enabled. The access transistor Q6 will pass the reduced V BL onto node B of the CUT. The overwrite condition for node B is ensured if we can pull node B below the switching threshold of the inverter formed by transistors Q1 and Q3. If the effective pull-up drive of node B is weakened by the defect resistance (R1 + R3), the overwrite condition is met earlier and the weak cell is 12-6-3 overwritten, whereas a good cell with negligible (R1 + R3) will withstand the same stress. Next, the CUT is read back and its data is compared with the previously stored value. If the new read-out is different, the cell is deemed weak. Otherwise, the test sequence is repeated with an inverted background data written into the REF and the CUT. The WLPT has been implemented in a 8Kb synchronous SRAM test chip ( Fig. 6 ) with a minor modification of the post-decoder (4). Fig. 7 (b) and Fig. 7 (c) show a detection example of a symmetric defect R1. R1=80kΩ is not detected since node A and node B do not reach the metastable point, whereas R1=120kΩ shifts the metastable point high enough to be detected. The resolving capability (gain-bandwidth product) of an SRAM cell in the metastable region is proportional to the SNM [10] . Therefore, if the SNM of the cell is higher, the cell will have a higher immunity against the metastability and recover from the test disturbance quicker. However, if the stability of the cell is compromised by an excessive process shift or a non-catastrophic defect, such cell will stay in the metastability region longer. Thus, to detect such boundary cases, the duration of the WL CUT pulse should be sufficient to allow for the extended metastability window. An external larger reference cell and/or a cell with smaller I read as well as connecting all local bit lines in a column together may be used to further refine ΔV BL precision. The WLPT surpasses the DRT in the detected defect resistance range ( Fig. 7(d) ). For instance, by applying V BL =0.55V to the CUT, the WLPT can detect R3>20kΩ, whereas the DRT can only detect R3>60MΩ at 150 o C. In addition to the defects in the pull-up path (R1, R2 and R3), the WLPT can successfully detect other defects causing poor cell stability, which can be modelled as a resistive bride between node A and node B (R A B )(dotted line in Fig. 7(d) ). R A B can be used as an SRAM cell stability fault model [2] . Reduction of R A B causes the gain reduction of the two inverters comprising an SRAM cell and proportionally reduces the cell's SNM. The WLPT is demonstrated to detect R A B <300kΩ (at V BL =0.55V) corresponding to the detected SNM degradation of 20% and more [2] .
V. CONCLUSIONS We introduced two novel digitally programmable techniques for SRAM cell stability test. Compared to the Data Retention Test, the proposed techniques offer superior defect coverage, reduced test time and no high-temperature requirements. Programmability of the pass/fail threshold facilitates tracking of the process changes and/or quality requirements. That allows to strike a balance between the number of test escapees and the yield loss incurred due to excessively stringent testing. Both the proposed techniques offer flexible implementation options and small area overhead.
Normally, implementation involves minimal modifications of the address decoder and BIST without extra hardware in SRAM array. More capacitive bit lines allow for setting a finer step size of the test stress applied to the CUT, which improves the resolution of the proposed techniques. The obtained test information enables to distinguish symmetric and asymmetric defects in the pull-up path of SRAM cells as well as to assess the degree of the cell stability degradation. 
